Pattern matching design verification has gained noticeable attention in semiconductor technologies as it can precisely identify more localized problematic areas (weakpoints) in the layout. To address these weakpoints, engineers adopt "Rip-up and Reroute" methodology to reroute the nets and avoid these weakpoints. However, the technique is unable to address weakpoints due to the cell placement. The only present approach is to manually shift or flip the standard cells to eradicate the weakpoint. To overcome the challenge in going from a manual and laborious process to a fully automated fixing, we have proposed an in-design auto-fixing feature, tested with the commercial design tool, Synopsys IC Compiler. Our experimental result has demonstrated close to one hundred percent lithography weakpoints fixing on all of our 14nm designs.
Introduction
With the continuous scaling of the semiconductor technology, we are now facing the bottleneck of using 193i optical lithography process. Pattern-related defects continue to increase and limit the number of good die per wafer. In a chip design, the physical design flow of an integrated circuit design is composed of the five main steps, namely (1) library preparation, (2) design floor-planning, (3) standard cell placement, (4) wire routing and (5) design sign-off ( Figure 1 ). Physical verification is performed after physical design stage(post-layout) to assess the design manufacturability. In particular, pattern matching verification identifies layout patterns that are either difficult to print during lithography, or very susceptible to process variations. These patterns are commonly referred to as lithography weakpoint and it is required to identify and fix them early before the design goes into the production phase. In addition, pattern matching is preferred over DRC as it can identify more localized problematic areas in the layout, thus requires minimum changes to the layout [3] . Advanced In-Design Auto-Fixing Flow for Cell Abutment Pattern Matching Weakpoints To fix all lithography weakpoints in the design, engineers have to change the layout context at each lithography location. For example, a weakpoint located on the wire routing layer can be resolved with the "rip-up and reroute" methodology. However, when a weakpoint occurs at the boundary of the standard cells, as shown in Figure 2 , the weakpoint has to be manually fixed by engineers through the shifting or flipping of the standard cells, followed by incremental routing to reconnect the wires to the pins. As engineers are always under enormous pressure to complete tasks, an automated fixing solution is required. To identify all lithography weakpoints, we recommend engineers to perform pattern matching verifications during the placement stage (marked in ' (1) As shown in Figure 4 , there is a space constraint to shift standard cell B to resolve the weakpoint (marked in '(a)'). As a result, the orientation of cell B has to be changed from MX-to R180-orientations in order to modify the layout context at the location.
Advanced In-Design Auto-Fixing Flow for Cell Abutment Pattern Matching Weakpoints

Auto-Fixing Solution and Implementation
The associated IC compiler commands to implement the flow are summarized as follow and it can be broken down into the following phases [3] . As shown in Figure 4 , the location of the weakpoint (error marker) can reside either at the boundary between the two affected cells (marked in '(a)') or within the affected cell (marked in '(b)'). The first subroutine, "Identification", single out the affected standard cells from the design based on the weakpoint's coordinates. When the boundary is located within the affected standard cell (marked in '(b)'), the subroutine extends the boundary and identifies the second affected standard cell. The second subroutine, "Profiling", obtains the standard cells' information such as boundary coordinates, orientation and understanding the available spaces adjacent to the affected standard cells. If there is no space adjacent to the affected standard cells, we can only resolve the weakpoint through cell flipping operation. Since there are three types of cell flipping operations, i.e. flip left and/or right cells, the subroutine, "Decision", which is based on "random walk" process [3] , randomly determine one of the available operations for the next subroutine, "Execution", to execute. When the in-design auto-fixing algorithm is executed during the sign-off phase, engineers have to perform incremental routing to reconnect the wires to the pins. Advanced In-Design Auto-Fixing Flow for Cell Abutment Pattern Matching Weakpoints
Result & Discussion
The experiment has been carried out on a 14-nm standard cell library. We used our proprietary circuit generator software to design twenty circuits with netlist sizes ranging from 2,504 to 14,143,243 logic gates, as shown in Figure 6 (a). The minimum and maximum initial violation counts recorded ranging from 2,504 to 193,076. As shown in Figure 6 (b), the standard cell's placement utilization rate ranged from 65% to 85%.
We implemented our proposed algorithm and tested out on the commercial design tool, IC Compiler [4] . Figure 7 illustrates each of the intermediate steps to resolve a lithography weakpoint reported by the pattern matching verification tool. The weakpoint's location is situated at the boundary of two "NOR" logic gate (Figure 7 (a) ). The first random operation is "flip the left cell" on mult_x_41/U525 (Figure 7 (b) ) but due to the symmetrical layout of the logic gate, the weakpoint pattern context remains at the same location after the first iteration. The next iteration is "shift the left cell" operation on mult_x_41/U525 by one tile width (Figure 7 (c) ). The space between the standard cells changes the layout context at the location which resolved the weakpoint. Since our software is based on "random walk" process, it is important to understand the effectiveness to resolve all the lithography weakpoints [3] . As shown in Figure 8 , the software can achieve close to one hundred percent auto-fixing within four iterations except for the case where the number of weakpoints exceeded 193,706. 
Conclusions
In this work, we have proposed a new recommendation for pattern matching verification and have proposed an in-design auto-fixing flow to overcome the challenges in going from a manual and laborious process to a fully automated fixing. Our solution is implemented by using a commercial design tool, Synopsys IC Compiler, and our experimental result has demonstrated close to one hundred percent lithography weakpoints fixing on all of our 14nm benchmark designs.
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